The intensive decrease of channel length for a MOS transistor imposes extensive constraints notably for controlling the short channel effects (SCEs) in nanoscale MOSFET. These constraints can degrade the device performance, hence determining the limits of miniaturization of MOSFET in nanoelectronics applications. In order to reduce the degree of SCEs, a number of new architectures have been reported. Due to their higher scaling capabilities, the double-gate (DG) MOSFETs are expected to be maintained in future nanoelectronics applications. However, with the continuous miniaturization other serious challenges related to the maximum power dissipation and the fabrication cost still persist owing to the high cost techniques used for the elaboration of the p-n junctions. Recently, a new design called junctionless MOSFET without source/drain junctions has been proposed to be an excellent alternative to the conventional MOSFET. The major advantage of this structure resides on the enhanced fabrication procedure through the elimination of the p-n junctions. In this work, the impact of channel length and high-k gate dielectrics materials on the subthreshold characteristics of junctionless trial material cylindrical surrounding-gate MOSFETs (JLTMCSG-MOSFETs) with high-k gate dielectrics and trial material (TM) structure has been studied using two-dimensional analytical model. This model is based on the solution of Poisson's equation in continuous cylindrical regions using superposition method, where the Fourier-Bessel series and separation method have been used to obtain the accurate solution. The performance of low power JLTMCSG-MOSFETs is investigated in terms of surface potential distribution, electrical field, subthreshold current, drain induced barrier lowering (DIBL), subthreshold slope (SS) and threshold voltage (Vth). This study is carried out over a wide range of channel lengths and using high-k gate dielectrics. This study confirms that the analytical model used is useful not only for circuit simulations, but also for device design and optimization for both logic and analog RF circuits applications.
INTRODUCTION
Since several decades ago, the size of the metaloxide-semiconductor field-effect transistors (MOSFETs) did not cease to be miniaturized. The old MOSFET transistors used in the past were made of two p-n junctions with an effective channel length designed between them. MOSFET technology has reached its limits from the point of view of miniaturization, imposed by the gate tunneling current and the adverse short channel effects (SCEs) [1, 2] . This is why many new multiple gate structures such as double-gate (DG) [3] , triple-gate (TG) [4] , -gate [5] , -gate [6] , quadruple-gate (QG) and surrounding gate MOSFETs [7, 8] have become coveted research topics because of their high gate control ability and their high scaling [6] . Among these developed structures, the cylindrical surrounding-gate (CSG) MOSFET is considered as one of suitable candidates giving the possibility to reduce the SCEs for a specified oxide thickness and channel length [9, 10] . To overcome these challenges, junctionless (JL) transistors are suggested [11] . These transistors are known for their doping concentration, constant in the three regions; source, channel and drain, which allow junctionless technology with many advantages, for example, no abrupt junctions, difficult to control at the nanoscale, simpler manufacturing process and volume conduction. This is the probable cause of minimizing of the surface roughness scattering and flicker noise [12] [13] [14] [15] .
There are new structures proposed called Dual [16] and Trial [17] Material JLCSG-MOSFETs with different work function to improve carrier transport efficiency, which reduces the SCEs. In our previous work [18] we found that L1:L2:L3  1:2:3 is the best device structure of JLTMCSG-MOSFET to achieve high performance. It is for the first time to our knowledge that a trial material (TM) structure with a gate electrode and high-k gate dielectric was used to study the SCEs in JLTMCSG-MOSFETs. By the use of full two dimensional (2D) analytical model, the JLTMCSG-MOSFETs have been studied by solving the two dimensional Poisson's equation. Based on this model, surface potential, electrical field, subthreshold current, drain induced barrier lowering (DIBL), subthreshold slope (SS) and threshold voltage (Vth) have been investigated. Subthreshold current can be easily studied in both cases with and without high-k gate dielectrics permittivity.
02011-2

DEVICE STRUCTURE
The JLTMCSG-MOSFET consists of three gate materials , the channel region can be divided into three parts. Due to the cylindrical symmetry of the device structure, a cylindrical coordinate system, consisting on a radial direction (r) and a horizontal direction (z), was used. We use both SiO2 and high-k dielectric TiO2 (k  80) as a high-k gate dielectric oxide [19, 20] . To avoid surface scattering because of the use of high-k dielectric as a gate oxide, SiO2 is deposed near the silicon region with the SiO2 thickness of tSiO2  1 nm and high-k dielectric thickness of 1 nm. 
ANALYTICAL MODEL
Electrostatic Potential
By solving Poisson's equation in three regions of the channel, the electrostatic potential in JLTMCSG-MOSFET can be written as follows:
By the use of superposition technique, the electrostatic potential in each region of the channel can be written as [16] 
Subthreshold Current Calculation
The current density (both drift and diffusion) can then be written as [21, 22] 
where   
Threshold Voltage Vth
The threshold voltage is defined as the gate voltage which produces a minimum surface potential equal to twice the Fermi potential, i.e., Fig. 2 shows the surface potential with and without high-k gate dielectric as a function of channel position along the z direction. It can be noticed from the figure that the surface electrostatic potential in the channel region near the source is slightly higher when using high-k permittivity as a gate dielectric. This means that the injection of carriers from the source to the channel is more efficient, therefore the use of high-k gate dielectric improves the operation speed of the device.
RESULTS
The central horizontal electric field distribution for JLTMCSG-MOSFETs is shown in Fig. 3 . It is found that there is an electric field peak in the middle of the channel of the JLTMCSG-MOSFETs that ensures a better average electric field across the channel. Therefore, the carrier transport efficiency and device speed increase. A higher electric field is obtained with the high-k gate dielectrics. Fig. 4 shows the subthreshold current of transfer characteristics of JLTMCSG-MOSFETs with and without high-k gate dielectric for the three different work functions of gate materials. It can be seen from this figure that the values of subthreshold current obtained using high-k gate dielectrics are lower than those obtained with SiO2.
DIBL is a SCE in JLTMCSG-MOSFETs attributed to a reduction of the threshold voltage of the device under high drain bias. In JLTMCSG-MOSFETs, the DIBL effect is still a primitive problem and opened for further study, it is deduced using the following equation [19, 23] out a high-k dielectric gate is examined. We note that the DIBL decreases substantially with increasing channel length. We have a reduction of around 92 % of DIBL when Lg varies from 48 to 120 nm. It can be seen from this figure that the use of high-k gate dielectrics give an important reduction of DIBL. 
A theoretical SS is around 60 mV/decade at room temperature [24] that is desired for low-threshold voltage and low-power operation of FETs scaled down to small size. Fig. 6 shows the subthreshold slope for JLTMCSGMOSFETs with and without high-k gate dielectric for different channel lengths. We observed a decrease in SS when channel length increases. Moreover, it is observed that the use of high-k gate dielectric significantly reduces the SS for the channel lengths in sub 120 nm regime.
The variation of threshold voltage against channel length is presented in Fig. 7 with and without high-k gate dielectric. From this figure, we can observe easily the effect of introducing high-k material as a gate dielectric on threshold voltage. Therefore, JLTMCSGMOSFETs with high-k gate dielectric has a superior threshold voltage even channel length varies from 48 to 120 nm. Thus, the engineering of gate oxide is an important factor to improve device performances.
CONCLUSIONS
The impact of the channel length of nanoscale JLTMCSG-MOSFETs with high gate dielectric permittivity has been studied by the use of an analytical model based on the solution of two dimensional Poisson's equation.
A low subthreshold current when using high-k gate dielectric compared to the subthreshold current obtained with SiO2 oxide has been observed. Also, we can see that the DIBL decreases substantially with increasing channel length, a better reduction can be obtained for a device with the high-k gate oxide. In addition, the results elucidate the influence of channel length and high-k gate oxide on SS and Vth. Better reduction of SCEs and an improvement in the device reliability have been also observed.
